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I. INTRODUCTION
Nowadays, wireless local area network (WLAN) applications are growing explosively worldwide [1] . The WLAN technologies will enable higher data rates and capacity than those of the initially developed systems [2] . However, providing higher data rates and capacity entails an increase in the total power dissipation. The direct conversion receiver (DCR) is widely chosen for the design of the WLAN receivers for the IEEE 802.11a/b/g/n systems to obtain highly integrated solutions and low power consumption. In the DCR architecture presented in Fig. 1 , the whole receiver baseband analog chain consists of low-pass filters (LPF) and programmable gain amplifiers (PGA) which allow for full integration and low power consumption.
For low noise and high linearity performance, optimizing the spurious free dynamic range (SFDR) of the baseband analog (BBA) chain is required [3] . Since the noise and linearity performance are approximately proportional to the dc power consumption, it is difficult to obtain the best trade-off between these two characteristics. The optimum allocation of the gain is presented to optimize the SFDR of the BBA chain for the baseband analog chain that employs alternate filter stages and amplifier stages [4] . However, the overall noise and linearity performance also depend on the allocation of the filter rejection of each stage in the BBA chain. To maximize the SFDR of the overall BBA chain, the optimum allocation of the filter rejection of the BBA chain is also required, in addition to the optimum gain allocation.
This paper focuses on the optimum allocation of the gain and filter rejection of each stage in the BBA chain simultaneously to maximize the SFDR of the overall BBA chain so that a required SFDR can be achieved with low power consumption. In addition, performance comparison is presented to find out the better sequence of LPFs and PGAs to maximize the SFDR. Then, the detailed circuit design of baseband analog chain1, such as the channel selection filters, PGAs, and DC-offset cancellation (DCOC), are presented in Section III. Section IV provides the experimental results of the implemented CMOS BBA chain. Finally, conclusion is presented in Section V. Fig. 2 (a) and (b) show two BBA chain models that have different sequence of LPFs and PGAs. Filtering followed by gain stage suppresses out-of channel interferers and relaxes linearity requirement of the gain stage. But the low-noise channel selection filter is required. Gain stage followed by filter stage relaxes filter noise requirements while demanding a high linearity amplifier. The use of alternating filter and gain stages allows a better trade-off to be obtained between the noise and linearity for each stage by progressively reducing the dynamic range as the signal level is amplified [5] . In this design, the total filter rejection of 90 dB at 40 MHz and unity gain of the filter stage are required. To obtain the required rejection, a Butterworth LPF that has commonly good group delay performance is used in the first block and a Chebyshev LPF that has commonly good rejection performances is used in the second block.
II. OPTIMUM ALLOCATION OF GAIN AND FILTER REJECTION
The rejection of the filter is proportional to an order of the filter and it influences overall noise and linearity performance of the BBA chain. As shown in Fig. 3 
where ω o is the 3 dB bandwidth frequency. The input-referred third-order intercept point of the gain stage after the filter stage is effectively increased due to the attenuation of the interferers by the preceding filter stages [4] :
where
, Fil is input-referred third-order intercept point including filtering effect.
In the LPFs and PGAs, it is assumed that op-amps and resistances are the dominant source of noise. The inputreferred noise voltage (IRN) of the second-order LPF (V 2 n,2nd-order LPF ) and PGAs (V 2 n,PGAi ) includes noise of the two-stage op-amp and resistances. Thus, the noise figure of the N-th order filter is obtained by,
where N i is the filter order of the ith block. The noise figure of the gain stages can also be obtained as follows:
The cascaded noise figure of the BBA chain1 is determined by the noise figure of both the LPFs and the PGAs as follows [7] :
where A Vi is the gain of the ith block. In this design, A LPF1 and A LPF2 are unity. The noise figure becomes lower as A V1 becomes high.
The cascaded IIP3 of the BBA chain1 is determined by the IIP3 of the filters and the PGAs as follows [8] 
where r i1 and r i2 are the rejection ratios of the LPF of the ith block when two tones at frequencies of ω 1 and ω 2 are applied to the BBA chain1, respectively. The higher the filter rejection becomes, the higher the overall IIP3 is obtained.
The BBA chain2 is analyzed in a similar way. The cascaded noise figure of the BBA chain2 is given by,
The cascaded IIP3 of the BBA chain2 is given by,
The overall IRN and IIP3 of the BBA chain are related to the spurious free dynamic range (SFDR) as described by the following relation [4] :
The relation of the SFDR is a function of the cascaded IRN and IIP3, which are also functions of the gain and filter rejection of each stage. Then, the optimum condition of the gain and filter rejection of each stage that maximizes the overall SFDR can be obtained.
The optimum allocations of the BBA chains are obtained by a MATLAB simulation in the conditions of parameters in Table I . The 3-dimensional contour for the SFDR of the BBA chains with the changes of A V1 and r 1 is shown in Fig. 4 . The SFDR of the BBA chain1 is maximized in the conditions of A V1 = 23 dB and r 1 = 31.4 dB as shown in Fig. 4(a) . Then, A V2 = 40 dB and r 2 = 58.6 dB are required given that the total filter rejection is 90 dB and the total gain is 63 dB as presented in Table 1 . A third-order Butterworth LPF and a fourth-order Chebyshev LPF can satisfy the rejection requirement. Therefore, N 1 = 3 and N 2 = 4 are chosen. Fig. 4(b) shows that the SFDR of the BBA chain2 is maximized in the conditions of A V1 = 3 dB and r 1 = 21.4 dB. Then, A V2 = 60 dB and r 2 = 68.6 dB are required. A second-order Butterworth LPF and a fifth-order Chebyshev LPF can satisfy the rejection requirement.
The overall SFDRs of the cascaded stages of the BBA chains versus A V1 and r 1 are presented in Fig. 5(a) and (b) , respectively. As a result, the SFDR performance of the BBA chain1 is much better than the BBA chain2 by approximately 30 dB. Thus, the BBA chain1 was selected for a better sequence. Table 2 shows the summary of the optimum allocation result summary. According to Table 1 , the total filter order is seven including the third-order Butterworth LPF and the fourth-order Chebyshev filter. The filter satisfies the required total rejection of 90 dB for the BBA chain. The total PGA gain range is from 0.5 to 63.3 dB. Fig. 6 illustrates an implemented BBA chain based on the results. 
III. DESIGN OF BASEBAND ANALOG CHAIN CIRCUITS 1. Low-pass Filter
The channel selection filter has to provide both the required rejection and anti-alias filtering for the ADC. In this design, a fully differential active RC third-order Butterworth LPF is used for the first filter stage and a fully differential active RC fourth-order Chebyshev LPF is used for the second filter stage. The active RC filter is very linear because of the feedback system having linear passive components and high gain op-amps [9] . For these reasons, the active RC filter is usually adequate for this design compared with the G m -C filter or other similar filters [3] . The 3-dB bandwidth can be adjusted in 64 steps within the range from 7 MHz to 20 MHz using the on-chip 6-bits digitally switched capacitor array. The LPF1 and the LPF2 are presented in Fig. 7 and Fig. 8 , respectively. To minimize the IRN of the LPFs, the resistors (R 2 , R 4 , and R 6 of LPF1 and R 2 , R 4 , R 6 , and R 8 of LPF2) in the main signal path must be as small as possible.
In DCRs, the flicker noise is also critical, so the 4 , and M 8 ) of the op-amp presented in Fig. 9 should have large sizes [10] . The filter order partitioning of the BBA chain is shown in Table 2 .
Programmable Gain Amplifier
The schematics of the programmable gain amplifiers (PGA1 and PGA2) are shown in Fig. 7 and Fig. 8 , respectively. Two types of PGAs, a parallel load network PGA (parallel PGA) and a serial load network PGA (serial PGA), are used in this design. The parallel PGA has the advantage of allowing for fine gain control. The parallel PGA is used at the front of PGA1 that varies the gain from 0 dB to 3 dB in steps of 1 dB. The switches of the parallel PGA operate in a triode region, thus it needs to have large size of WL to lower R on . However, parasitic capacitances (mainly C GS and C GD ) become larger while the size of WL becomes larger, which degrades bandwidth and slew rate. In the serial PGA structure, the signal current does not flow through switches through the nonlinear resistance of switches, thus avoiding the degradation of frequency response accuracy [11] . The low process variation resulting from this structure is one of its attractive characteristics. The serial PGAs are designed to have gains of 0 dB, 8 dB, 16 dB and 20 dB, thus providing a total of 4 steps. Given that the PGAs must be highly linear, amplifiers based on the op-amp presented in Fig. 9 is used. The negative feedback improves the second-order and third-order nonlinearities [8] .
In this design, the gain of the overall BBA chain is from 0 dB to 63 dB in steps of 1dB, and is controlled by means of a 6-bit array of resistors. The use of alternating gain stages is a better solution than one gain stage for obtaining the optimum gain allocation. The gain partitioning of the BBA chain is shown in Table 2 .
DC-offset Cancellation
DC offset generated by the self-mixing in the downconversion mixer and device mismatch needs to be compensated for the BBA chain of the direct conversion receiver architecture. Thus, DC-offset cancellation (DCOC) is required. The DC offset is removed by measuring the output offset and subtracting it at the input using a high-pass filter [12] . The DCOC circuit consists of an active RC integrator and attenuator with resistive division, as shown in Fig. 10 where R 1_att and R feed are 40 kΩ, and R 2_att is 10 kΩ. As represented in Fig. 1(a) , two local DCOC circuits are implemented. Compared to a global DCOC circuit, the local DCOC circuits have better performances in terms of the stability and amount of cancellation. Using a 1-bit digital control, the highpass corner frequency can be tuned to 30 kHz with R int of 2 MΩ and C t_int of 2.9 pF, and tuned to 600 kHz with R int of 95 kΩ and C t_int of 4.5 pF.
IV. EXPERIMENTAL RESULTS
The receiver BBA chain consisting of LPFs and PGAs is fabricated in 0.13 μm one-poly six-metal CMOS technology. Fig. 11 shows a microphotograph of the fabricated chip. The area of the receiver BBA chain including the LPFs, PGAs and bias circuits is 1.32 mm 2 except pads. This chip operates at a supply voltage of 1.2 V and its total current consumption is 10 mA. Fig. 12 shows the frequency response of the receiver BBA chain. The 3-dB cut-off frequency of the BBA chain can be controlled from 7 MHz to 20 MHz by tuning the switched 6-bit capacitor and the nominal mode 3-dB cut-off frequency is 10 MHz. In the nominal mode, the rejection is 27.6 dB at 15 MHz, 56.8 dB at 20 MHz and 117.2 dB at 40 MHz. A high-pass 3-dB cut-off frequency of the DCOC of 30 KHz is obtained. As shown in Fig. 13 , the gain of the BBA chain in decibels varies linearly with the 6-bit control word. Fig. 14 shows the characteristics of the DCOC block. The 3-dB highpass cut-off frequency is 30 KHz. As illustrated in Fig.  15 , an IRN of 32.2 nV/√Hz at a frequency of 1 MHz is obtained with a gain of 63.3 dB. In Fig. 16 , an IIP3 of 22.9 dBm at a gain of 0.5 dB and IIP3 of 7.5 dBm at a gain of 63.3 dB are achieved when two-tone input interference signals of 22 MHz and 43 MHz are applied and the bandwidth is set as 10 MHz.
An input referred 1-dB compression point (P1 dB) of -2 dBm at a gain of 0.5 dB and P1dB of -58 dBm at a gain of 63.3 dB are obtained. Using the active RC filters and the op-amp implemented in the PGAs, the proposed receiver BBA chain achieves high linearity performance. An SFDR of 63.9 dB is achieved. The measurement results are compared with those of previously reported analog baseband chains [13] [14] [15] in Table 3 . In the proposed receiver baseband analog chain, the overall SFDR is maximized with the optimum allocation of the gain and filter rejection using the proposed design methodology.
V. CONCLUSIONS
A design methodology for the baseband analog chain to maximize the SFDR for WLAN applications is reported. To obtain the maximum SFDR, the optimum allocation of the gain and filter rejection is achieved. A fully integrated receiver baseband analog chain, whose area is 1.32 mm 2 , is fabricated in 0.13 μm CMOS technology. An IIP3 of 22.9 dBm at a gain of 0.5 dB and IRN of 32.2 nV/√Hz at a gain of 63.3 dB are obtained. Consequently, based on the proposed design methodology, excellent SFDR performance of 63.9 dB is achieved with a power consumption of 12 mW. 
